A demo prototype of a reconfigurable IEEE1451.0-compliant and FPGA-based weblab

Ricardo J. Costa[12], Gustavo R. Alves[1], Mário Zenha-Rela[2] ,
ISEP/CIETI/LABORIS[1], FCTUC/CISUC[2]
rjc@isep.ipp.pt; gca@isep.ipp.pt; mzrela@dei.uc.pt;

***Abstract* - A reconfigurable weblab prototype was designed according to the IEEE1451.0 Std. and based on FPGAs. A brief introduction about its architecture and underlying infrastructure is presented. After an overview about the main features of the weblab, namely the standard access and the reconfiguration capability, the proposed demonstration for the exhibition session is described.**

***Index Terms* - Remote experimentation, Weblabs, Remote labs, IEEE1451.0 Std., reconfiguration.**

I. INTRODUCTION

Weblabs are a complementary resource to support the experimental work required in engineering courses. They provide to students and teachers the ability of remotely conducting real experiments through the Internet, enabling the interaction with real equipment available in a laboratory. Technically, the development of weblabs follows traditional client-server architectures, but without any standardize approach, both at design and access levels. Additionally, current solutions do not allow selecting and/or replacing the instrumentation required to interface the target experiments, in the same way as in traditional laboratories. Some solutions enable setting up connections between preselected instruments and the target experiments using switching matrixes [1][2], but they do not enable selecting new ones. Therefore, to overcome these two limitations, namely: i) lack of standard access and design of weblabs and; ii) the impossibility of changing/replicating the instruments, led to analyze the possibility of using the IEEE1451.0 Std. and the FPGA technology for developing reconfigurable weblabs.

Section II provides a generic overview about the IEEE1451.0 Std. and its appliance to weblabs. Section III presents the implemented architecture. Before concluding, section IV describes the proposed demonstration of the implemented weblab for the exhibition session.

II. IEEE1451.0 STD. APPLIED TO WEBLABS

The IEEE1451.0 Std. defines an architecture to network-interface transducers (sensor and actuators) controlled and accessed based on specifications defined in data structures named Transducer Electronic Data Sheets (TEDSs) [3][4]. The architecture is supported by two modules: TIM (Transducer Interface Module) and NCAP (Network Capable Application Processor), interfaced according to other IEEE1451.x Stds. using physical protocols, such as the RS-232. Besides defining particular functionalities for the transducers, which make them *smart*, the standard specifies commands and APIs for their local and/or remote access, namely an IEEE1451.0-HTTP API that facilitates their remote control through the Web.

Supported on the *smart* operations of the transducers and on their standard access, the IEEE1451.0 Std. was seen as a promising solution for designing weblabs. The *smart* transducers defined by the standard can be the instruments or modules, named weblab modules, required to interface and to control the target experiments. These weblab modules can be designed and accessed according to the IEEE1451.0 Std., and embedded in a weblab that is implemented according to a particular architecture.

III. IMPLEMENTED WEBLAB ARCHITECTURE

The weblab enables the standard access and the reconfiguration of an infrastructure with different weblab modules described through standard Verilog HDL files. These files are easily shared and able to be embedded into different types of FPGAs, making then versatile and platform independent. For this purpose, a weblab architecture was implemented, comprising a weblab server and an underlying infrastructure, as illustrated in figure 1.



Figure 1. Architecture of the IEEE1451.0-compliant FPGA-based weblab.

For reconfiguring the infrastructure with different weblab modules the weblab server provides a Reconfiguration Tool (RecTool), accessible through the web interface represented in figure 2. The infrastructure was designed according to a thin implementation [5] of the IEEE1451.0 Std., and is supported by an NCAP and a TIM, interfaced through a serial RS-232 connection. While the weblab server and the NCAP are respectively implemented through a PC and a thin computer, the TIM adopts an FPGA-based board. The reconfiguration capability of the FPGA and the I/O interfaces provided by the board, enable its reconfiguration with weblab modules required to interface the target experiments. By following a reconfiguration process, these modules are bond to a predefined IEEE1451.0-compliante module inside the FPGA using a set of Transducer Channels (TCs). Once reconfigured, students and teachers may access the TCs to